18 lines
379 B
Systemverilog
18 lines
379 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
wire a;
|
|
bufif1 (strong0, strong1) (a, 1'b1, 1'b1);
|
|
|
|
always begin
|
|
if (a) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
endmodule
|