72 lines
1.5 KiB
Systemverilog
72 lines
1.5 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2003 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
|
|
integer cyc;
|
|
initial cyc = 1;
|
|
|
|
supply0 [1:0] low;
|
|
supply1 [1:0] high;
|
|
|
|
reg [7:0] isizedwire;
|
|
reg ionewire;
|
|
|
|
`ifdef never_just_for_verilog_mode
|
|
wire oonewire; // From sub of t_inst_v2k__sub.v
|
|
`endif
|
|
|
|
wire [7:0] osizedreg; // From sub of t_inst_v2k__sub.v
|
|
wire [1:0] tied;
|
|
wire [3:0] tied_also;
|
|
|
|
hello hsub (.tied_also);
|
|
|
|
// Double underscore tests bug631
|
|
t_inst_v2k__sub sub (
|
|
// Outputs
|
|
.osizedreg(osizedreg[7:0]),
|
|
// verilator lint_off IMPLICIT
|
|
.oonewire(oonewire),
|
|
// verilator lint_on IMPLICIT
|
|
.tied(tied[1:0]),
|
|
// Inputs
|
|
.isizedwire(isizedwire[7:0]),
|
|
.ionewire(ionewire)
|
|
);
|
|
|
|
always @(posedge clk) begin
|
|
if (cyc != 0) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc == 1) begin
|
|
ionewire <= 1'b1;
|
|
isizedwire <= 8'd8;
|
|
end
|
|
if (cyc == 2) begin
|
|
if (low != 2'b00) $stop;
|
|
if (high != 2'b11) $stop;
|
|
if (oonewire !== 1'b1) $stop;
|
|
if (isizedwire !== 8'd8) $stop;
|
|
if (tied != 2'b10) $stop;
|
|
if (tied_also != 4'b1010) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
end
|
|
|
|
endmodule
|
|
|
|
module hello (
|
|
tied_also
|
|
);
|
|
initial $write("Hello\n");
|
|
output reg [3:0] tied_also = 4'b1010;
|
|
|
|
endmodule
|