26 lines
457 B
Systemverilog
26 lines
457 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2003 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`timescale 100ns / 1ns
|
|
|
|
module t;
|
|
int ia;
|
|
int ib;
|
|
|
|
initial begin
|
|
ia = 0;
|
|
#1 ib = ++ia;
|
|
#1 if (ia !== ib) $stop;
|
|
|
|
#1 ib = ia++;
|
|
#1 if (ia == ib) $stop;
|
|
#10;
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|