25 lines
478 B
Systemverilog
25 lines
478 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2005-2007 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t ( /*AUTOARG*/
|
|
// Inputs
|
|
value
|
|
);
|
|
|
|
input [3:0] value;
|
|
always @( /*AS*/ value) begin
|
|
casex (value)
|
|
default: $stop;
|
|
endcase
|
|
case (value)
|
|
4'b0000: $stop;
|
|
4'b1xxx: $stop;
|
|
default: $stop;
|
|
endcase
|
|
end
|
|
|
|
endmodule
|