30 lines
577 B
Systemverilog
30 lines
577 B
Systemverilog
// DESCRIPTION::Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
package pkg;
|
|
int unsigned id = 0;
|
|
|
|
function int unsigned func();
|
|
int unsigned local_id;
|
|
local_id = id + 1;
|
|
id = local_id;
|
|
return local_id;
|
|
endfunction : func
|
|
endpackage
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
import pkg::*;
|
|
int unsigned func_id = func();
|
|
|
|
always @(posedge clk) begin
|
|
$display(id);
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|