Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8696e38e6fef993d6a5fbfa4e13301863ab3fd2e
verilator/test_regress
T
History
Wilson Snyder 8696e38e6f Primary inputs and outputs (VL_INW/VL_OUTW) now use VlWide type (#3236).
2021-12-09 19:41:33 -05:00
..
t
Primary inputs and outputs (VL_INW/VL_OUTW) now use VlWide type (#3236).
2021-12-09 19:41:33 -05:00
.gdbinit
Delay parsing of associative arrays until dtypes known.
2020-06-09 07:13:40 -04:00
.gitignore
Ignore some files generated by modelsim (#2669)
2020-12-05 21:55:56 -05:00
CMakeLists.txt
Add TRACE_THREADS to CMake (#2934)
2021-05-08 08:18:08 -04:00
driver.pl
Internal coverage: Fix some test runs having conflicting sources.
2021-10-05 20:22:29 -04:00
input.vc
Internal coverage improvements
2020-09-18 21:27:36 -04:00
input.xsim.vc
…
Makefile
Copyright year update
2021-01-01 10:29:54 -05:00
Makefile_obj
Remove unused CFG_CXXFLAGS_STD_OLDEST
2021-09-26 16:01:25 -04:00
Powered by Gitea Version: 1.27.2 Page: 1189ms Template: 18ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API