verilator

mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00

Files

T

Geza Lore 77ce9cec1e Optimize conditional merging across some impure statements (#7159 )

- Allow reordering pure statements with DPI import calls iff no public
  variables (including those read via a DPI export) are involved. This
  ensures the DPI import can't observe the reordering
- Allow reordering of pure statements with AstDisplay and AstStop. This
  requires an assumption that AstDisplay and AstStop will not read or
  write model state other than via a VarRef explicitly present int the
  Ast.
Overall this allows eliminating a lot of conditionals around assertions,
which were previously not possible.

2026-03-01 05:47:05 -05:00