verilator/test_regress/t/t_flag_main_vpi_bootstrap.out

3 lines
43 B
Plaintext

*-* All Finished *-*
VPI end of simulation