13 lines
308 B
Systemverilog
13 lines
308 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2026 PlanV GmbH
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
logic a, b;
|
|
assert property (a);
|
|
assert property (a |=> b);
|
|
cover property (a);
|
|
endmodule
|