16 lines
336 B
Systemverilog
16 lines
336 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2023 Goekce Aydos
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
// Interface instantiation without parenthesis
|
|
|
|
interface intf;
|
|
endinterface
|
|
|
|
module t;
|
|
intf intf_i;
|
|
initial $finish;
|
|
endmodule
|