Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
592dab2bdbf4bbc1844c80098e3373dfc0bd1fd6
verilator/test_regress
T
History
Wilson Snyder 51daa64e9a Fix --hierarchical with order-based pin connections (#3585).
2022-08-31 18:12:21 -04:00
..
t
Fix --hierarchical with order-based pin connections (#3585).
2022-08-31 18:12:21 -04:00
.gdbinit
Delay parsing of associative arrays until dtypes known.
2020-06-09 07:13:40 -04:00
.gitignore
Ignore some files generated by modelsim (#2669)
2020-12-05 21:55:56 -05:00
CMakeLists.txt
Copyright year update.
2022-01-01 08:26:40 -05:00
driver.pl
Tests: compare VCD files both ways
2022-07-27 10:48:02 +01:00
input.vc
Internal coverage improvements
2020-09-18 21:27:36 -04:00
input.xsim.vc
Add XSim support to driver.pl, bug1493.
2019-08-29 17:00:49 -04:00
Makefile
Copyright year update.
2022-01-01 08:26:40 -05:00
Makefile_obj
Implement 'forceable' attribute
2022-01-16 15:31:37 +00:00
Powered by Gitea Version: 1.27.2 Page: 629ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API