Files
verilator/docs/guide
Geza Lore ce77bac99a Break some combinational cycles in DFG (#6168)
Added an algorithm that can break some combinational cycles in DFG, by
attempting to trace driver logic until we escape the cycle. This can
eliminate a decent portion of UNOPTFLAT warnings. E.g. due to this code:

```systemverilog
assign a[0] = .....;
assign a[1] = ~a[0];
```
2025-07-10 18:46:45 +01:00
..
2025-01-01 08:30:25 -05:00
2025-03-30 11:02:21 -04:00
2025-03-30 11:02:21 -04:00
2025-06-15 14:51:56 -04:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00
2025-01-01 08:30:25 -05:00