mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 10:03:44 +02:00
19 lines
372 B
Systemverilog
19 lines
372 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
interface Ifc;
|
|
endinterface
|
|
|
|
module Sub #(parameter P);
|
|
Ifc a();
|
|
endmodule
|
|
|
|
module t;
|
|
Sub #(0) sub();
|
|
// Issue #5649
|
|
wire wbad = sub.a;
|
|
endmodule
|