verilator/docs/gen/ex_ASSIGNEQEXPR_faulty.rst

.. comment: generated by t_lint_assigneqexpr_bad
.. code-block:: sv
   :linenos:

       output logic c_o,
       output logic d_o
   );
     assign c_o = (a_i != 0) ? 1 : 0;