verilator/test_regress/t/t_array_non_blocking_loop.v

36 lines
922 B
Systemverilog

// DESCRIPTION: Verilator: Demonstrate struct literal param assignment problem
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2024 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
interface intf #(
parameter int WRITE_DATA_WIDTH
) ();
logic [WRITE_DATA_WIDTH-1:0] writedata;
endinterface
module t ( /*AUTOARG*/
clk
);
input clk;
generate
genvar num_chunks;
for (num_chunks = 1; num_chunks <= 2; num_chunks++) begin : gen_n
localparam int decoded_width = 55 * num_chunks;
intf #(.WRITE_DATA_WIDTH(decoded_width)) the_intf ();
always @(posedge clk) begin
for (int i = 0; i < decoded_width; i++) the_intf.writedata[i] <= '1;
$display("%0d", the_intf.writedata);
end
end
endgenerate
// finish report
always @(posedge clk) begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule