luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
146cdc020d84db9a26aa65f82ca60d65c49a4032
verilator/test_regress
T
History
Geza Lore 52f2b9ef58 Remove pointless test 
t_optm_if_cond was a test for a then non-existent optimization to merge
conditionals. V3MergeCond implements this and has its own tests.
2023-10-21 20:41:46 +01:00
..
t
Remove pointless test
2023-10-21 20:41:46 +01:00
.gdbinit
Revert .gdbinit modified by accident. (#4330)
2023-06-30 16:57:31 -04:00
.gitignore
Ignore some files generated by modelsim (#2669)
2020-12-05 21:55:56 -05:00
CMakeLists.txt
Fix cmake 3.12+ warnings on MSWIN.
2023-02-03 17:16:39 -05:00
driver.pl
Fix clang error (#4462)
2023-09-26 21:07:43 -04:00
input.vc
…
input.xsim.vc
…
Makefile
Copyright year update
2023-01-01 10:18:39 -05:00
Makefile_obj
Make VL_LOCK_SPINS configurable
2023-10-21 18:05:53 +01:00