Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-05 17:43:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
08c8b0d7d655d2c8afe91114818e2e943bc8a601
verilator/test_regress
T
History
Wilson Snyder 08c8b0d7d6 Fix removing if statement with side effect in condition (#3131).
2021-09-13 15:52:53 -04:00
..
t
Fix removing if statement with side effect in condition (#3131).
2021-09-13 15:52:53 -04:00
.gdbinit
Delay parsing of associative arrays until dtypes known.
2020-06-09 07:13:40 -04:00
.gitignore
Ignore some files generated by modelsim (#2669)
2020-12-05 21:55:56 -05:00
CMakeLists.txt
Add TRACE_THREADS to CMake (#2934)
2021-05-08 08:18:08 -04:00
driver.pl
Format: perltidy spacing cleanup. No functional change.
2021-09-08 18:45:25 -04:00
input.vc
Internal coverage improvements
2020-09-18 21:27:36 -04:00
input.xsim.vc
Add XSim support to driver.pl, bug1493.
2019-08-29 17:00:49 -04:00
Makefile
Copyright year update
2021-01-01 10:29:54 -05:00
Makefile_obj
Copyright year update
2021-01-01 10:29:54 -05:00
Powered by Gitea Version: 1.27.2 Page: 538ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API