24 lines
486 B
Systemverilog
24 lines
486 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2003 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t_param_first_b ( /*AUTOARG*/
|
|
// Outputs
|
|
par,
|
|
varwidth
|
|
);
|
|
|
|
parameter X = 1;
|
|
parameter FIVE = 0; // Overridden
|
|
parameter TWO = 2;
|
|
|
|
output [4:0] par;
|
|
output [X:0] varwidth;
|
|
|
|
wire [4:0] par = X;
|
|
wire [X:0] varwidth = (FIVE == 5) ? TWO : 0;
|
|
|
|
endmodule
|