50 lines
894 B
Systemverilog
50 lines
894 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2013 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
interface ifc;
|
|
integer value;
|
|
modport i(output value);
|
|
modport o(input value);
|
|
endinterface
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
|
|
integer cyc = 1;
|
|
|
|
ifc itop1a (), itop1b ();
|
|
|
|
wrapper c1 (
|
|
.isuba(itop1a),
|
|
.isubb(itop1b),
|
|
.i_valuea(14),
|
|
.i_valueb(15)
|
|
);
|
|
|
|
always @(posedge clk) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc == 20) begin
|
|
if (itop1a.value != 14) $stop;
|
|
if (itop1b.value != 15) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
endmodule
|
|
|
|
module wrapper (
|
|
ifc.i isuba,
|
|
isubb,
|
|
input integer i_valuea,
|
|
i_valueb
|
|
);
|
|
always @* begin
|
|
isuba.value = i_valuea;
|
|
isubb.value = i_valueb;
|
|
end
|
|
endmodule
|