verilator/docs/gen/ex_PINMISSING_faulty.rst

.. comment: generated by t_lint_pinmissing_bad
.. code-block:: sv
   :linenos:
   :emphasize-lines: 2

   module t;
     sub sub ();  // <--- Warning
   endmodule
   module sub (
       output port
   );