10 lines
370 B
Systemverilog
10 lines
370 B
Systemverilog
// ======================================================================
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2026 Christian Hecken
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
// ======================================================================
|
|
|
|
module t;
|
|
logic unpacked[1] /*verilator forceable*/;
|
|
endmodule
|