20 lines
429 B
Systemverilog
20 lines
429 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2005 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
value
|
|
);
|
|
input [3:0] value;
|
|
always @ (/*AS*/value) begin
|
|
case (value)
|
|
default: $stop;
|
|
4'd0000: $stop;
|
|
default: $stop;
|
|
endcase
|
|
end
|
|
endmodule
|