verilator/test_regress/t/t_vlt_syntax_bad.v

3 lines
20 B
Systemverilog