verilator/test_regress/t/t_dedupe_clk_gate.vlt

4 lines
80 B
Plaintext

`verilator_config
clock_enable -module "clock_gate_latch" -var "clken_latched"