luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
2,711 Commits 2 Branches 166 Tags 161 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Wilson Snyder 7777d10e9b Tests: Check for and remove trailing newlines 2019-05-13 19:47:52 -04:00
Wilson Snyder c28a6eef3b Fix whitespace issues, bug1203. 2017-09-11 19:18:58 -04:00
Jie Xu 7ef84df852 Add optimization of wires from arrayed cells, msg1447. 
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
 2014-11-05 21:09:35 -05:00