luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,480 Commits 2 Branches 166 Tags 189 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Geza Lore 95145038b4 Generate AstNode accessors via astgen 
Introduce the @astgen directives parsed by astgen, currently used for
the generation child node (operand) accessors. Please see the updated
internal documentation for details.
 2022-09-21 14:05:27 +01:00
Wilson Snyder a214fd1f78 Internals: Fix constructor syntax in new develop-v5 code 2022-09-17 08:56:41 -04:00
Krzysztof Bieganski 54f89bce42
Move `SenExprBuilder` to a header. (#3598) 
No functional change intended.

Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
 2022-09-05 15:17:51 +01:00