luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
10,064 Commits 2 Branches 170 Tags 171 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Sumanth Kadiyala 44fe96b2da
Add `+verilator+assert+lock` to ignore RTL assert control statements (#8086) 
Co-authored-by: Sumanth Kadiyala <sumanth@hudson-trading.com>
 2026-08-12 19:13:02 -04:00