luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,865 Commits 3 Branches 169 Tags 189 MiB
Commit Graph

4 Commits

Author SHA1 Message Date
Geza Lore ece4d71e5b
Optimize CReset in Dfg (#7737) 
Teach DFG about CReset. This is not so much to optimize CReset itself, but to enable synthesizing logic involving CReset, which does appear with automatic variables used only in certain branches
 2026-06-08 17:01:50 +01:00
Wilson Snyder 31757df229
Internals: clangtidy cleanups. No functional change intended (#7343) 2026-03-27 23:14:18 -04:00
Wilson Snyder d87035d187 Commentary: Fix non-grammar 2026-03-11 19:53:23 -04:00
Geza Lore bb0e1c8c61
Optimize temporary insertion for concatenations in Dfg (#7013) 
Add a new Dfg pass 'pushDownSel'. This will try to move selects through
a tree of concatenations in order to eliminate temporary nodes holding
intermediate concatenation results. This can get rid of a lot of
variables when packed arrays are assigned in parts (e.g. bit-wise).
 2026-02-07 18:06:12 +00:00