luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,289 Commits 2 Branches 166 Tags 175 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Wilson Snyder 384807ebbd Ignore SystemVerilog timeunit and timeprecision 2008-10-14 14:49:54 -04:00
Wilson Snyder 52912c6329 Convert repository to git from svn. 
- Change .cvsignore to .gitignore
- Remove Id metacomments
- Cleanup whitespace at end of lines
 2008-06-09 21:25:10 -04:00
Wilson Snyder d2ce499b59 Support SystemVerilog .name and .* interconnect. 
git-svn-id: file://localhost/svn/verilator/trunk/verilator@906 77ca24e4-aefa-0310-84f0-b9a241c72d87
 2007-03-14 13:06:08 +00:00