luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
7,455 Commits 2 Branches 166 Tags 167 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Geza Lore cf111d2e1f
Do not create aliases for forced port signals (#5105) 
+ don't remove forced signals in V3Const and Dfg

Fixes #5062
 2024-05-10 18:19:51 +01:00