luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-09-04 16:40:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

Commentary - Spelling fixes

Browse Source
This commit is contained in:
Wilson Snyder
2019-09-09 07:50:21 -04:00
parent a4daae66de
commit fa904f386c
50 changed files with 83 additions and 83 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Table.cpp
+2 -2
View File
@@ -154,7 +154,7 @@ private:
public:
void simulateVarRefCb(AstVarRef* nodep) {
// Called by TableSimulateVisitor on each unique varref enountered
// Called by TableSimulateVisitor on each unique varref encountered
UINFO(9," SimVARREF "<<nodep<<endl);
AstVarScope* vscp = nodep->varScopep();
if (nodep->lvalue()) {
@@ -283,7 +283,7 @@ private:
// Create table
// There may be a simulation path by which the output doesn't change value.
// We could bail on these cases, or we can have a "change it" boolean.
// We've choosen the later route, since recirc is common in large FSMs.
// We've chosen the latter route, since recirc is common in large FSMs.
for (std::deque<AstVarScope*>::iterator it = m_outVarps.begin();
it != m_outVarps.end(); ++it) {
m_outNotSet.push_back(false);