luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 10:03:44 +02:00
Code Issues Packages Projects Releases Wiki Activity

Commentary - Spelling fixes

Browse Source
This commit is contained in:
Wilson Snyder
2019-09-09 07:50:21 -04:00
parent a4daae66de
commit fa904f386c
50 changed files with 83 additions and 83 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Order.cpp
+2 -2
View File
@@ -1071,7 +1071,7 @@ private:
con = false;
}
if (varscp->varp()->attrClockEn() && !m_inPre && !m_inPost && !m_inClocked) {
// clock_enable attribute: user's worring about it for us
// clock_enable attribute: user's worrying about it for us
con = false;
}
if (m_inClkAss && (varscp->varp()->attrClocker()
@@ -1411,7 +1411,7 @@ void OrderVisitor::processInputsOutIterate(OrderEitherVertex* vertexp, VertexVec
vertexp->user(3); // out-edges processed
{
// Propagate PrimaryIn through simple assignments, followint target of vertex
// Propagate PrimaryIn through simple assignments, following target of vertex
for (V3GraphEdge* edgep = vertexp->outBeginp(); edgep; edgep=edgep->outNextp()) {
OrderEitherVertex* toVertexp = static_cast<OrderEitherVertex*>(edgep->top());
if (OrderVarStdVertex* vvertexp = dynamic_cast<OrderVarStdVertex*>(toVertexp)) {