luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix whitespace issues 

Signed-off-by: Matthew Ballance <matt.ballance@gmail.com>
This commit is contained in:
Matthew Ballance 2026-04-05 17:26:04 +00:00
parent 71bc885db5
commit f81f93c898
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test_regress/t/t_covergroup_args.v
View File

@ -4,7 +4,7 @@
// SPDX-FileCopyrightText: 2025 Antmicro
// SPDX-License-Identifier: CC0-1.0
// A plain (non-covergroup) class — exercises the non-covergroup class scope/varscope paths
// A plain (non-covergroup) class - exercises the non-covergroup class scope/varscope paths
class PlainClass;
int x;
endclass

4
test_regress/t/t_covergroup_auto_bin_max.v
View File

@ -32,8 +32,8 @@ module t;
endgroup
// Test 4: range-bin skip path (lines 287, 356-359).
// auto_bin_max=4 on 4-bit signal → 4 range bins: [0:3],[4:7],[8:11],[12:15].
// ignore_bins {[0:3]} excludes all values in the first range → that bin is skipped.
// auto_bin_max=4 on 4-bit signal -> 4 range bins: [0:3],[4:7],[8:11],[12:15].
// ignore_bins {[0:3]} excludes all values in the first range -> that bin is skipped.
covergroup cg4;
option.auto_bin_max = 4;
cp: coverpoint data4 {