luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Support logical equivalence operator <->.

Browse Source
This commit is contained in:
Wilson Snyder
2019-06-01 19:40:06 -04:00
parent 902ba752a3
commit f6f8073058
9 changed files with 86 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Number.cpp
+8 -5
View File
@@ -1115,14 +1115,17 @@ last:
V3Number& V3Number::opLogIf(const V3Number& lhs, const V3Number& rhs) {
// i op j, 1 bit return, max(L(lhs),L(rhs)) calculation, careful need to
// X/Z extend. Use opLogNot and opLogOr to do this for us.
return opLogOr(opLogNot(lhs), rhs);
// X/Z extend. Use definition in IEEE to do this for us.
V3Number lnot = lhs; lnot.opLogNot(lhs);
return opLogOr(lnot, rhs);
}
V3Number& V3Number::opLogIff(const V3Number& lhs, const V3Number& rhs) {
V3Number& V3Number::opLogEq(const V3Number& lhs, const V3Number& rhs) {
// i op j, 1 bit return, max(L(lhs),L(rhs)) calculation, careful need to
// X/Z extend. Use opLogNot and opLogXor to do this for us.
return opLogNot(opXor(lhs, rhs));
// X/Z extend. Use definition in IEEE to do this for us.
V3Number ifa = lhs; ifa.opLogIf(lhs, rhs);
V3Number ifb = rhs; ifb.opLogIf(rhs, lhs);
return opLogAnd(ifa, ifb);
}
V3Number& V3Number::opEq(const V3Number& lhs, const V3Number& rhs) {