mirror of
https://github.com/verilator/verilator.git
synced 2026-09-01 10:27:04 +02:00
+1
-1
@@ -386,7 +386,7 @@ private:
|
||||
if (m_inBBox || nodep->access().isReadOrRW()
|
||||
|| fdrv
|
||||
// Inouts have only isWrite set, as we don't have more
|
||||
// information and operating on module boundry, treat as
|
||||
// information and operating on module boundary, treat as
|
||||
// both read and writing
|
||||
|| m_inInoutPin)
|
||||
entryp->usedWhole();
|
||||
|
||||
Reference in New Issue
Block a user