luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Internals: Favor exprOrDataType where possible. No functional change intended.

This commit is contained in:
Wilson Snyder 2020-05-23 13:08:56 -04:00
parent 71651718d4
commit eda46e3949
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/verilog.y
View File

@ -2574,17 +2574,14 @@ cellparamItemE<pinp>: // IEEE: named_parameter_assignment + empty
$$->svImplicit(true);} $$->svImplicit(true);}
| '.' idAny '(' ')' { $$ = new AstPin($<fl>2,PINNUMINC(),*$2,NULL); } | '.' idAny '(' ')' { $$ = new AstPin($<fl>2,PINNUMINC(),*$2,NULL); }
// // mintypmax is expanded here, as it might be a UDP or gate primitive // // mintypmax is expanded here, as it might be a UDP or gate primitive
| '.' idAny '(' expr ')' { $$ = new AstPin($<fl>2,PINNUMINC(),*$2,$4); } // // data_type for 'parameter type' hookups
//UNSUP '.' idAny '(' expr ':' expr ')' { } | '.' idAny '(' exprOrDataType ')' { $$ = new AstPin($<fl>2, PINNUMINC(), *$2, $4); }
//UNSUP '.' idAny '(' expr ':' expr ':' expr ')' { } //UNSUP '.' idAny '(' exprOrDataType/*expr*/ ':' expr ')' { }
// // For parameters //UNSUP '.' idAny '(' exprOrDataType/*expr*/ ':' expr ':' expr ')' { }
| '.' idAny '(' data_type ')' { $$ = new AstPin($<fl>2, PINNUMINC(), *$2, $4); } // // data_type for 'parameter type' hookups
// // For parameters | exprOrDataType { $$ = new AstPin($1->fileline(), PINNUMINC(), "", $1); }
| data_type { $$ = new AstPin($1->fileline(),PINNUMINC(),"",$1); } //UNSUP exprOrDataType/*expr*/ ':' expr { }
// //UNSUP exprOrDataType/*expr*/ ':' expr ':' expr { }
| expr { $$ = new AstPin($1->fileline(),PINNUMINC(),"",$1); }
//UNSUP expr ':' expr { }
//UNSUP expr ':' expr ':' expr { }
; ;
cellpinItemE<pinp>: // IEEE: named_port_connection + empty cellpinItemE<pinp>: // IEEE: named_port_connection + empty