mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 10:03:44 +02:00
Internals: Add assertions. No functional change intended.
This commit is contained in:
@@ -1036,6 +1036,7 @@ private:
|
||||
}
|
||||
virtual void visit(AstVarScope* nodep) VL_OVERRIDE {
|
||||
// Create links to all input signals
|
||||
UASSERT_OBJ(m_modp, nodep, "Scope not under module");
|
||||
if (m_modp->isTop() && nodep->varp()->isNonOutput()) {
|
||||
OrderVarVertex* varVxp = newVarUserVertex(nodep, WV_STD);
|
||||
new OrderEdge(&m_graph, m_inputsVxp, varVxp, WEIGHT_INPUT);
|
||||
|
||||
Reference in New Issue
Block a user