luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Prepare for hierarchical NodeModule's. No functional change intended.

Browse Source
This commit is contained in:
Wilson Snyder
2020-01-20 13:27:27 -05:00
parent 5ae09daf5b
commit e8ff191a17
25 changed files with 217 additions and 124 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3EmitCSyms.cpp
+6 -3
View File
@@ -270,9 +270,12 @@ class EmitCSyms : EmitCBaseVisitor {
}
virtual void visit(AstNodeModule* nodep) {
nameCheck(nodep);
m_modp = nodep;
iterateChildren(nodep);
m_modp = NULL;
AstNodeModule* origModp = m_modp;
{
m_modp = nodep;
iterateChildren(nodep);
}
m_modp = origModp;
}
virtual void visit(AstCellInline* nodep) {
if (v3Global.opt.vpi()) {