luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 01:54:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

Internals: Create AstNodeModule in prep for packages

Browse Source
This commit is contained in:
Wilson Snyder
2009-11-07 06:20:20 -05:00
parent 377f194837
commit e0bca07e06
49 changed files with 243 additions and 241 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Inst.cpp
+3 -3
View File
@@ -51,7 +51,7 @@ private:
AstUser1InUse m_inuser1;
// STATE
AstModule* m_modp; // Current module
AstNodeModule* m_modp; // Current module
AstCell* m_cellp; // Current cell
static int debug() {
@@ -62,7 +62,7 @@ private:
//int m_debug; int debug() { return m_debug; }
// VISITORS
virtual void visit(AstModule* nodep, AstNUser*) {
virtual void visit(AstNodeModule* nodep, AstNUser*) {
UINFO(4," MOD "<<nodep<<endl);
//if (nodep->name() == "t_chg") m_debug = 9; else m_debug=0;
m_modp = nodep;
@@ -232,7 +232,7 @@ public:
//######################################################################
// Inst class functions
void V3Inst::pinReconnectSimple(AstPin* pinp, AstCell* cellp, AstModule* modp) {
void V3Inst::pinReconnectSimple(AstPin* pinp, AstCell* cellp, AstNodeModule* modp) {
// If a pin connection is "simple" leave it as-is
// Else create a intermediate wire to perform the interconnect
// Note this module calles cloneTree() via new AstVar