luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-09-04 08:33:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Allow --lint-only to ignore UDP tables

Browse Source
This commit is contained in:
Wilson Snyder
2009-12-16 11:21:25 -05:00
parent 2dba8404eb
commit deda877355
3 changed files with 189 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3LinkResolve.cpp
+21 -1
View File
@@ -336,7 +336,27 @@ private:
virtual void visit(AstUdpTable* nodep, AstNUser*) {
UINFO(5,"UDPTABLE "<<nodep<<endl);
nodep->v3error("Unsupported: Verilog 1995 UDP Tables");
if (!v3Global.opt.lintOnly()) {
nodep->v3error("Unsupported: Verilog 1995 UDP Tables");
} else {
// Massive hack, just tie off all outputs so our analysis can proceed
AstVar* varoutp = NULL;
for (AstNode* stmtp = m_modp->stmtsp(); stmtp; stmtp=stmtp->nextp()) {
if (AstVar* varp = stmtp->castVar()) {
if (varp->isInput()) {
} else if (varp->isOutput()) {
if (varoutp) { varp->v3error("Multiple outputs not allowed in udp modules"); }
varoutp = varp;
// Tie off
m_modp->addStmtp(new AstAssignW(varp->fileline(),
new AstVarRef(varp->fileline(), varp, true),
new AstConst(varp->fileline(), AstConst::LogicFalse())));
} else {
varp->v3error("Only inputs and outputs are allowed in udp modules");
}
}
}
}
nodep->unlinkFrBack(); pushDeletep(nodep); nodep=NULL;
}