mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 10:03:44 +02:00
Do not create aliases for forced port signals (#5105)
+ don't remove forced signals in V3Const and Dfg Fixes #5062
This commit is contained in:
@@ -64,15 +64,6 @@ class ForceConvertVisitor final : public VNVisitor {
|
||||
m_rdVarp->addNext(m_enVarp);
|
||||
m_rdVarp->addNext(m_valVarp);
|
||||
varp->addNextHere(m_rdVarp);
|
||||
|
||||
if (varp->isPrimaryIO()) {
|
||||
varp->v3warn(
|
||||
E_UNSUPPORTED,
|
||||
"Unsupported: Force/Release on primary input/output net "
|
||||
<< varp->prettyNameQ() << "\n"
|
||||
<< varp->warnMore()
|
||||
<< "... Suggest assign it to/from a temporary net and force/release that");
|
||||
}
|
||||
}
|
||||
};
|
||||
|
||||
|
||||
Reference in New Issue
Block a user