luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-07 10:33:13 +02:00
Code Issues Packages Projects Releases Wiki Activity

Generate AstNode accessors via astgen

Browse Source 
Introduce the @astgen directives parsed by astgen, currently used for
the generation child node (operand) accessors. Please see the updated
internal documentation for details.
This commit is contained in:
Geza Lore
2022-09-21 13:56:03 +01:00
parent 0a8cfb8d2c
commit ce03293128
70 changed files with 1386 additions and 1530 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Gate.cpp
+2 -2
View File
@@ -921,7 +921,7 @@ private:
if (m_dedupable) {
if (!m_always) {
m_always = true;
iterateAndNextNull(alwaysp->bodysp());
iterateAndNextNull(alwaysp->stmtsp());
} else {
m_dedupable = false;
}
@@ -936,7 +936,7 @@ private:
if (m_always && !m_ifCondp && !ifp->elsesp()) {
// we're under an always, this is the first IF, and there's no else
m_ifCondp = ifp->condp();
iterateAndNextNull(ifp->ifsp());
iterateAndNextNull(ifp->thensp());
} else {
m_dedupable = false;
}