luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tests: Fix bogus set of output.

This commit is contained in:
Wilson Snyder 2014-03-14 20:19:56 -04:00
parent d146dbc9d7
commit ccb6545c32
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test_regress/t/t_lint_implicit_port.v
View File

@ -13,7 +13,7 @@ module t (/*AUTOARG*/
read r (.clk(clk), .data( ( ( oe == 1'd001 ) && implicit_write ) ) ); read r (.clk(clk), .data( ( ( oe == 1'd001 ) && implicit_write ) ) );
set s (.clk(clk), .enable(implicit_write)); set s (.clk(clk), .enable(implicit_write));
set u (.clk(clk), .enable(~implicit_also)); read u (.clk(clk), .data(~implicit_also));
endmodule endmodule