luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary: Changes update

This commit is contained in:
Wilson Snyder 2025-11-09 14:50:31 -05:00
parent c7ff73a083
commit c87a3e92fc
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Changes
View File

@ -13,12 +13,14 @@ Verilator 5.043 devel
**Other:** **Other:**
* Add `--unroll-limit` option (#6654) (#6668). [Geza Lore]
* Support basic global constraints (#6551) (#6552). [Yilou Wang] * Support basic global constraints (#6551) (#6552). [Yilou Wang]
* Support this.randomize() with constraints (#6634). [Artur Bieniek, Antmicro Ltd.] * Support this.randomize() with constraints (#6634). [Artur Bieniek, Antmicro Ltd.]
* Support multi-expression sequences (#6639). [Bartłomiej Chmiel, Antmicro Ltd.] * Support multi-expression sequences (#6639). [Bartłomiej Chmiel, Antmicro Ltd.]
* Optimize away calls to empty functions (#6626). [Geza Lore] * Optimize away calls to empty functions (#6626). [Geza Lore]
* Optimize redundant headers in Syms implementation files. [Geza Lore] * Optimize redundant headers in Syms implementation files. [Geza Lore]
* Optimize constructor/destructor VerilatedModules (#6660). [Geza Lore] * Optimize constructor/destructor VerilatedModules (#6660). [Geza Lore]
* Optimize repeated function call during symbol table initialization (#6665). [Geza Lore]
* Fix expression short circuiting (#6483). [Todd Strader] * Fix expression short circuiting (#6483). [Todd Strader]
* Fix expression coverage of system calls (#6592). [Todd Strader] * Fix expression coverage of system calls (#6592). [Todd Strader]
* Fix `--timing` with `--x-initial-edge` (#6603) (#6631). [Krzysztof Bieganski, Antmicro Ltd.] * Fix `--timing` with `--x-initial-edge` (#6603) (#6631). [Krzysztof Bieganski, Antmicro Ltd.]
@ -33,6 +35,7 @@ Verilator 5.043 devel
* Fix non-deterministic output when splitting Syms file. [Geza Lore] * Fix non-deterministic output when splitting Syms file. [Geza Lore]
* Fix crash on DFG driver lookup (#6649). [Geza Lore] * Fix crash on DFG driver lookup (#6649). [Geza Lore]
* Fix ccache-report with PCH files. [Geza Lore] * Fix ccache-report with PCH files. [Geza Lore]
* Fix local interface parameter hierarchical access (#6661) (#6666). [Paul Swirhun]
* Fix splitting of Syms constructor/destructor bodies (#6662). [Geza Lore] * Fix splitting of Syms constructor/destructor bodies (#6662). [Geza Lore]
* Fix long C++ compilation due to VerilatedScope constructors (#6664). [Geza Lore] * Fix long C++ compilation due to VerilatedScope constructors (#6664). [Geza Lore]

2
docs/guide/exe_verilator.rst
View File

@ -1821,7 +1821,7 @@ Summary:
Rarely needed. Specifies the maximum number of unrolled loop iterations Rarely needed. Specifies the maximum number of unrolled loop iterations
before assuming the loop is infinite and subsequently issuing an error. before assuming the loop is infinite and subsequently issuing an error.
This is a safety limit to make sure Verialtor terminates even in the This is a safety limit to make sure Verilator terminates even in the
of a true infinite loop in the input (e.g.: due to a generate for loop of a true infinite loop in the input (e.g.: due to a generate for loop
missing the increment statement) missing the increment statement)