luke/verilator
1
0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 18:13:50 +02:00
Code Issues Packages Projects Releases Wiki Activity

Spelling fixes

Browse Source
This commit is contained in:
Wilson Snyder
2022-12-23 11:32:38 -05:00
parent 3ccb2e0f2d
commit c0499da28b
39 changed files with 56 additions and 56 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/V3Gate.cpp
+1 -1
View File
@@ -593,7 +593,7 @@ void GateVisitor::optimizeSignals(bool allowMultiIn) {
if (!logicVertexp->reducible()) continue;
AstNode* const logicp = logicVertexp->nodep();
// Commit pendingg optimizations to driving logic, as we will re-analyse
// Commit pending optimizations to driving logic, as we will re-analyze
commitElimVar(logicp);
// Can we eliminate?