luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Commentary

This commit is contained in:
Wilson Snyder 2009-09-18 22:35:46 -04:00
parent abc738b6f1
commit b085b34a69
2 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
bin/verilator
View File

@ -2279,6 +2279,9 @@ see below and the test_c/sim_main.cpp file of the distribution.
You also need to compile SpTraceVcdC.cpp and add it to your link. This is You also need to compile SpTraceVcdC.cpp and add it to your link. This is
done for you if using the Verilator --exe flag. done for you if using the Verilator --exe flag.
Note you can also call ->trace on multiple Verilated objects with the same
trace file if you want all data to land in the same output file.
#include "SpTraceVcdC.cpp" #include "SpTraceVcdC.cpp"
... ...
int main(int argc, char **argv, char **env) { int main(int argc, char **argv, char **env) {
@ -2309,12 +2312,18 @@ Alternatively you may use the C++ trace mechanism described in the previous
question, however the timescale and timeprecision will not inherited from question, however the timescale and timeprecision will not inherited from
your SystemC settings. your SystemC settings.
You'll then need to compile in Sp.cpp, which includes SpTraceVcd.cpp among
other things.
Note you can also call ->trace on multiple Verilated objects with the same
trace file if you want all data to land in the same output file.
#include "SpTraceVcd.cpp" #include "SpTraceVcd.cpp"
... ...
int main(int argc, char **argv, char **env) { int main(int argc, char **argv, char **env) {
... ...
Verilated::traceEverOn(true); Verilated::traceEverOn(true);
SpTraceVcdFile* tfp = new SpTraceVcdFile; SpTraceFile* tfp = new SpTraceFile;
topp->trace (tfp, 99); topp->trace (tfp, 99);
tfp->open ("obj_dir/t_trace_ena_cc/simx.vcd"); tfp->open ("obj_dir/t_trace_ena_cc/simx.vcd");
... ...

2
test_regress/t/t_repeat.v
View File

@ -7,7 +7,6 @@ module t (/*AUTOARG*/);
reg signed [2:0] negcnt; reg signed [2:0] negcnt;
integer times; integer times;
integer repeats;
initial begin initial begin
times = 0; times = 0;
repeat (1) begin repeat (1) begin
@ -23,7 +22,6 @@ module t (/*AUTOARG*/);
end end
if (times != 10) $stop; if (times != 10) $stop;
// //
repeats = 0;
forever begin forever begin
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;