luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Cleanup V3Gate (#4667) (#4685) 

Lot of redundant/dead/obsolete code here. NFCI, but contains some minor
bug fixes.
This commit is contained in:
Geza Lore 2023-11-12 15:29:25 +00:00 committed by GitHub
parent bea82def10
commit b07ffb3c78
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 1015 additions and 1138 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/V3AstNodeOther.h
View File

@ -2084,10 +2084,6 @@ public:
declDirection(fromp->declDirection());
lifetime(fromp->lifetime());
}
bool gateMultiInputOptimizable() const {
// Ok to gate optimize; must return false if propagateAttrFrom would do anything
return !isUsedClock();
}
void combineType(const AstVar* typevarp) {
// This is same as typevarp (for combining input & reg decls)
// "this" is the input var. typevarp is the reg var.

2147
src/V3Gate.cpp
View File

File diff suppressed because it is too large Load Diff

2
test_regress/t/t_dotfiles.pl
View File

@ -18,7 +18,7 @@ compile(
threads => 2
);
foreach my $dotname ("linkcells", "task_call", "gate_simp", "gate_opt",
foreach my $dotname ("linkcells", "task_call", "gate_graph", "gate_final",
"acyc_simp", "orderg_pre", "orderg_acyc", "orderg_order", "orderg_domain",
"ordermv_initial", "ordermv_hazards", "ordermv_contraction",
"ordermv_transitive1", "orderg_done", "ordermv_transitive2", "schedule") {