mirror of
https://github.com/verilator/verilator.git
synced 2026-10-06 01:54:01 +02:00
Initial support for intra-assignment timing controls, net delays (#3427)
This is a pre-PR to #3363. Signed-off-by: Krzysztof Bieganski <[email protected]>
This commit is contained in:
@@ -189,6 +189,8 @@ AstVar* V3ParseGrammar::createVariable(FileLine* fileline, const string& name,
|
||||
nodep->ansi(m_pinAnsi);
|
||||
nodep->declTyped(m_varDeclTyped);
|
||||
nodep->lifetime(m_varLifetime);
|
||||
nodep->delayp(m_netDelayp);
|
||||
m_netDelayp = nullptr;
|
||||
if (GRAMMARP->m_varDecl != VVarType::UNKNOWN) nodep->combineType(GRAMMARP->m_varDecl);
|
||||
if (GRAMMARP->m_varIO != VDirection::NONE) {
|
||||
nodep->declDirection(GRAMMARP->m_varIO);
|
||||
|
||||
Reference in New Issue
Block a user