luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Reduce verbosity of DFG debug

This commit is contained in:
Geza Lore 2022-10-28 16:35:53 +01:00
parent ee26378394
commit 99791ac8b3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/V3DfgOptimizer.cpp
View File

@ -259,7 +259,7 @@ void V3DfgOptimizer::optimize(AstNetlist* netlistp, const string& label) {
AstModule* const modp = VN_CAST(nodep, Module); AstModule* const modp = VN_CAST(nodep, Module);
if (!modp) continue; if (!modp) continue;
UINFO(3, "Applying DFG optimization to module'" << modp->name() << "'" << endl); UINFO(4, "Applying DFG optimization to module '" << modp->name() << "'" << endl);
++ctx.m_modules; ++ctx.m_modules;
// Build the DFG of this module // Build the DFG of this module