luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update tests 

Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
This commit is contained in:
Kamil Danecki 2026-03-24 11:04:37 +01:00
parent 3a2c29c04b
commit 911128cd7f
4 changed files with 29 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
test_regress/t/t_fork_write_after_timing.out Normal file
View File

@ -0,0 +1,17 @@
t1 start 0
t1 end 0
t2 start -1
t2 end -1
t3 start 0
t3 end 1
t4 start -1
t4 end 2
t1 start 1
t1 end 1
t2 start 1
t2 end 1
t3 start 1
t3 end 1
t4 start 1
t4 end 2
*-* All Finished *-*

4
test_regress/t/t_fork_write_after_timing.py
View File

@ -11,8 +11,8 @@ import vltest_bootstrap
test.scenarios('simulator')
test.compile()
test.compile(verilator_flags2=["--Wno-initialdly", "--binary"])
test.execute()
test.execute(expect_filename=test.golden_filename)
test.passes()

6
test_regress/t/t_fork_write_after_timing.v
View File

@ -11,17 +11,21 @@ module t;
x2 = -1;
x3 = -1;
x4 = -1;
#1 t1(x1);
t2(x2);
t3(x3);
t4(x4);
#10 t1(x1);
t2(x1);
t3(x1);
t4(x1);
t5(x2);
t6(x2);
#5 $write("*-* All Finished *-*\n");
$finish;
end
task t1(output int x);

10
test_regress/t/t_timing_func_fork_bad.v
View File

@ -6,7 +6,7 @@
module t;
function int f1(output int o1);
function automatic int f1(output int o1);
fork
begin
#1 $stop;
@ -16,7 +16,7 @@ module t;
join_none
endfunction
function int f2(inout io2);
function automatic int f2(inout io2);
fork
begin
f2 = #5 0;
@ -27,7 +27,7 @@ module t;
endfunction
event e;
function int f3(output int o3);
function automatic int f3(output int o3);
fork
begin
@e $stop;
@ -37,7 +37,7 @@ module t;
join_none
endfunction
function int f4(inout int io4);
function automatic int f4(inout int io4);
fork
begin
f4 = @e 0;
@ -49,7 +49,7 @@ module t;
int i;
function int f5(output int o5);
function automatic int f5(output int o5);
fork
begin
wait (i == 0) $stop;